

WEST[Help](#)[Logout](#)[Interrupt](#)[Main Menu](#)[Search Form](#)[Posting Counts](#)[Show S Numbers](#)[Edit S Numbers](#)[Preferences](#)**Search Results -**

Terms	Documents
(bus\$3 or (sub adj1 bus\$3)) same (bundle\$1 or group\$1 or together or package\$1) same ((data adj1 flow adj1 processor\$1) or (programmable adj1 gate adj1 arrays))	68

Database:

US Patents Full-Text Database	▲
US Pre-Grant Publication Full-Text Database	
JPO Abstracts Database	
EPO Abstracts Database	
Derwent World Patents Index	
IBM Technical Disclosure Bulletins	▼

Refine Search:	<table><tr><td>(bus\$3 or (sub adj1 bus\$3)) same (bundle\$1 or group\$1 or together or package\$1) same ((data adj1 flow adj1</td><td>▲ ▼</td></tr></table>	(bus\$3 or (sub adj1 bus\$3)) same (bundle\$1 or group\$1 or together or package\$1) same ((data adj1 flow adj1	▲ ▼	Clear
(bus\$3 or (sub adj1 bus\$3)) same (bundle\$1 or group\$1 or together or package\$1) same ((data adj1 flow adj1	▲ ▼			

Search History

Today's Date: 10/19/2001

<u>DB Name</u>	<u>Query</u>	<u>Hit Count</u>	<u>Set Name</u>
USPT	(bus\$3 or (sub adj1 bus\$3)) same (bundle\$1 or group\$1 or together or package\$1) same ((data adj1 flow adj1 processor\$1) or (programmable adj1 gate adj1 arrays))	68	<u>L1</u>

WEST[Help](#)[Logout](#)[Interrupt](#)[Main Menu](#)[Search Form](#)[Posting Counts](#)[Show S Numbers](#)[Edit S Numbers](#)[Preferences](#)**Search Results -**

Terms	Documents
(bus\$3 or (sub adj1 bus\$3)) same (bundle\$1 or group\$1 or together or package\$1) same ((data adj1 flow adj1 processor\$1) or (programmable adj1 gate adj1 arrays))	11

Database:

US Patents Full-Text Database	▲
US Pre-Grant Publication Full-Text Database	
JPO Abstracts Database	
EPO Abstracts Database	
Derwent World Patents Index	
IBM Technical Disclosure Bulletins	▼

Refine Search:

(bus\$3 or (sub adj1 bus\$3)) same (bundle\$1 or group\$1 or together or package\$1) same ((data adj1 flow adj1	▲ ▼
---	--------

[Clear](#)**Search History**

Today's Date: 10/19/2001

<u>DB Name</u>	<u>Query</u>	<u>Hit Count</u>	<u>Set Name</u>
PGPB,JPAB,EPAB,DWPI,TDBD	(bus\$3 or (sub adj1 bus\$3)) same (bundle\$1 or group\$1 or together or package\$1) same ((data adj1 flow adj1 processor\$1) or (programmable adj1 gate adj1 arrays))	11	<u>L2</u>
USPT	(bus\$3 or (sub adj1 bus\$3)) same (bundle\$1 or group\$1 or together or package\$1) same ((data adj1 flow adj1 processor\$1) or (programmable adj1 gate adj1 arrays))	68	<u>L1</u>

WEST[Help](#)[Logout](#)[Interrupt](#)[Main Menu](#)[Search Form](#)[Posting Counts](#)[Show S Numbers](#)[Edit S Numbers](#)[Preferences](#)**Search Results -**

Terms	Documents
(710/100)!.CCLS. or 710/300.ccls. or 710/8.ccls. 710/72.ccls. or 710/126.ccls. or 712/11.ccls or 712/14.ccls. or 712/18.ccls. or 716/17.ccls. or 326/39.ccls. or 326/41.ccls. or 439/68.ccls.	3604

Database:

- US Patents Full-Text Database ▲
- US Pre-Grant Publication Full-Text Database
- JPO Abstracts Database
- EPO Abstracts Database
- Derwent World Patents Index
- IBM Technical Disclosure Bulletins ▼

Refine Search:

(710/100)!.CCLS. or 710/300.ccls. or
710/8.ccls. 710/72.ccls. or
710/126.ccls. or 712/11.ccls. or

[Clear](#)**Search History**

Today's Date: 10/19/2001

<u>DB Name</u>	<u>Query</u>	<u>Hit Count</u>	<u>Set Name</u>
USPT	(710/100)!.CCLS. or 710/300.ccls. or 710/8.ccls. 710/72.ccls. or 710/126.ccls. or 712/11.ccls or 712/14.ccls. or 712/18.ccls. or 716/17.ccls. or 326/39.ccls. or 326/41.ccls. or 439/68.ccls.	3604	<u>L3</u>
PGPB,JPAB,EPAB,DWPI,TDBD	(bus\$3 or (sub adj1 bus\$3)) same (bundle\$1 or group\$1 or together or package\$1) same ((data adj1 flow adj1 processor\$1) or (programmable adj1 gate adj1 arrays))	11	<u>L2</u>
USPT	(bus\$3 or (sub adj1 bus\$3)) same (bundle\$1 or group\$1 or together or package\$1) same ((data adj1 flow adj1 processor\$1) or (programmable adj1 gate adj1 arrays))	68	<u>L1</u>

WEST[Help](#)[Logout](#)[Interrupt](#)[Main Menu](#)[Search Form](#)[Posting Counts](#)[Show S Numbers](#)[Edit S Numbers](#)[Preferences](#)**Search Results -**

Terms	Documents
11 and 13	15

Database: US Patents Full-Text Database
US Pre-Grant Publication Full-Text Database
JPO Abstracts Database
EPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Refine Search: 11 and 13 Clear

Search History**Today's Date: 10/19/2001**

<u>DB Name</u>	<u>Query</u>	<u>Hit Count</u>	<u>Set Name</u>
USPT	11 and 13	15	<u>L4</u>
USPT	(710/100)!.CCLS. or 710/300.ccls. or 710/8.ccls. 710/72.ccls. or 710/126.ccls. or 712/11.ccls or 712/14.ccls. or 712/18.ccls. or 716/17.ccls. or 326/39.ccls. or 326/41.ccls. or 439/68.ccls.	3604	<u>L3</u>
PGPB,JPAB,EPAB,DWPI,TDBD	(bus\$3 or (sub adj1 bus\$3)) same (bundle\$1 or group\$1 or together or package\$1) same ((data adj1 flow adj1 processor\$1) or (programmable adj1 gate adj1 arrays))	11	<u>L2</u>
USPT	(bus\$3 or (sub adj1 bus\$3)) same (bundle\$1 or group\$1 or together or package\$1) same ((data adj1 flow adj1 processor\$1) or (programmable adj1 gate adj1 arrays))	68	<u>L1</u>

[About IEEE](#) | [IEEE Memberships](#) | [IEEE Spectrum](#) | [Products and Services](#) | [Conferences](#) | [IEEE Organizations](#) | [IEEE Home](#)

Search

[Help](#) [FAQ](#) [Terms](#) [Release Notes](#)[Release](#)

Welcome to IEEE Xplore™

- ☐ Home
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account

Print Format

Your search matched **2** of **720981** documents.Results are shown **25** to a page, sorted by **publication year** in **descending** order.

You may refine your search by editing the current search expression or entering a new one the te


Then click **Search Again**.

Results:

Journal or Magazine = **JNL** Conference = **CNF** Standard = **STD****1 Port calling: a transformation for reducing I/O during multi-packag functional partitioning***Vahid, F.*System Synthesis, 1997. Proceedings., Tenth International Symposium on ,
Page(s): 107 -112[\[Abstract\]](#) [\[PDF Full-Text \(520 KB\)\]](#) **CNF****2 VLSI technology trends***Koetzle, G.*CompEuro '89., 'VLSI and Computer Peripherals. VLSI and Microelectronic A
in Intelligent Peripherals and their Interconnection Networks', Proceedings. ,
Page(s): 5/58 -5/62[\[Abstract\]](#) [\[PDF Full-Text \(368 KB\)\]](#) **CNF**[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#)
[Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Establish a Web Account](#)

Copyright © 2001 IEEE -- All rights reserved

[About IEEE](#) | [IEEE Memberships](#) | [IEEE Spectrum](#) | [Products and Services](#) | [Conferences](#) | [IEEE Organizations](#) | [IEEE Home](#)

 **IEEE Xplore™**

[Help](#) [FAQ](#) [Terms](#) [Release Notes](#) [Release](#)

Welcome to IEEE Xplore™

[SEARCH RESULTS](#) [\[PDF Full-Text \(368 KB\)\]](#) [PREVIOUS](#)

- ☐ Home
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account

 [Print Format](#)

VLSI technology trends

- Koetzle, G.

IBM Lab., Boeblingen, West Germany

*This paper appears in: **CompEuro '89., 'VLSI and Computer Peripherals. V Microelectronic Applications in Intelligent Peripherals and their Interconnected Networks', Proceedings.***

On page(s): 5/58 - 5/62

8-12 May 1989

1989

ISBN: 0-8186-1940-6

Number of Pages: xiv+791

References Cited: 7

INSPEC Accession Number: 3589210

Abstract:

The trends in VLSI and ULSI technologies are outlined, with emphasis on ASIC (application-specification ICs) and gate arrays. The impact of the present evolution of BICMOS technology on VLSI is discussed, especially in light of CMOS at low temperatures. Packaging technology plays major role in VLSI chip technology and is one of the key factors affecting product competitiveness. It is predicted that thin-film packages (preferably on silicon) for economic reasons will probably be the trend of ever-increasing chip size. Brickwall-packaged VLSI chips connected to extremely wide buses to memory chips on the same carrier result in high performance at a low cost. Cooled down to liquid-nitrogen temperatures by means of a cold plate, such (multi-) processors on a single substrate can approach the performance range of bipolar systems at a fraction of their cost.

Index Terms:

packaging; VLSI; ULSI technologies; ASICs; gate arrays; BICMOS technology; thin-film packages; application specific integrated circuits; CMOS integrated circuits; VLSI

[SEARCH RESULTS](#) [\[PDF Full-Text \(368 KB\)\]](#) [PREVIOUS](#)

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#)
[Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Establish a Web Account](#)

Copyright © 2001 IEEE -- All rights reserved

WEST☐ Generate Collection

L4: Entry 1 of 15

File: USPT

Sep 18, 2001

US-PAT-NO: 6292021

DOCUMENT-IDENTIFIER: US 6292021 B1

TITLE: FPGA structure having main, column and sector reset lines

DATE-ISSUED: September 18, 2001

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Furtek; Frederick C.	Menlo Park	CA		
Mason; Martin T.	San Jose	CA		
Luking; Robert B.	Catonsville	MD		

ASSIGNEE-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY	TYPE CODE
Atmel Corporation	San Jose	CA			02

APPL-NO: 9/ 650979

DATE FILED: August 29, 2000

PARENT-CASE:

CROSS-REFERENCE TO RELATED APPLICATIONS This is a divisional application of Ser. No. 09/078,409 filed May 13, 1998 which is a divisional application of Ser. No. 08/650,477 filed May 20, 1996, now U.S. Pat. No. 5,894,565, granted Apr. 13, 1999.

INT-CL: [7] H03K 19/177

US-CL-ISSUED: 326/41; 326/38, 326/93

US-CL-CURRENT: 326/41; 326/38, 326/93FIELD-OF-SEARCH: 326/37-41, 326/93

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search Selected

Search ALL

PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
<input type="checkbox"/> <u>Re34363</u>	August 1993	Freeman	307/465
<input type="checkbox"/> <u>4700187</u>	October 1987	Furtek	340/825.83
<input type="checkbox"/> <u>4706216</u>	November 1987	Carter	365/94
<input type="checkbox"/> <u>4758985</u>	July 1988	Carter	365/94
<input type="checkbox"/> <u>4873459</u>	October 1989	El Gamal et al.	307/465
<input type="checkbox"/> <u>4918440</u>	April 1990	Furtek	340/825.83
<input type="checkbox"/> <u>4935734</u>	June 1990	Austin	340/825.83
<input type="checkbox"/> <u>5019736</u>	May 1991	Furtek	307/465
<input type="checkbox"/> <u>5144166</u>	September 1992	Camarota et al.	307/465.1

<input type="checkbox"/>	<u>5185706</u>	February 1993	Agrawal et al.	364/489
<input type="checkbox"/>	<u>5204556</u>	April 1993	Shankar	307/465.1
<input type="checkbox"/>	<u>5224056</u>	June 1993	Chene et al.	364/490
<input type="checkbox"/>	<u>5231588</u>	July 1993	Agrawal et al.	364/489
<input type="checkbox"/>	<u>5253363</u>	October 1993	Hyman	395/800
<input type="checkbox"/>	<u>5254886</u>	October 1993	El-Ayat et al.	307/465
<input type="checkbox"/>	<u>5258668</u>	November 1993	Cliff et al.	307/465
<input type="checkbox"/>	<u>5260610</u>	November 1993	Pedersen et al.	307/465
<input type="checkbox"/>	<u>5260881</u>	November 1993	Agrawal et al.	364/489
<input type="checkbox"/>	<u>5295090</u>	March 1994	Hsieh et al.	364/784
<input type="checkbox"/>	<u>5296759</u>	March 1994	Sutherland et al.	307/465.1
<input type="checkbox"/>	<u>5302865</u>	April 1994	Steele et al.	307/465
<input type="checkbox"/>	<u>5311080</u>	May 1994	Britton et al.	307/465
<input type="checkbox"/>	<u>5313119</u>	May 1994	Cooke et al.	307/465.1
<input type="checkbox"/>	<u>5317698</u>	May 1994	Chan	395/325
<input type="checkbox"/>	<u>5336950</u>	August 1994	Popli et al.	307/465
<input type="checkbox"/>	<u>5343406</u>	August 1994	Freeman et al.	364/490
<input type="checkbox"/>	<u>5349250</u>	September 1994	New	307/465
<input type="checkbox"/>	<u>5352940</u>	October 1994	Watson	307/465
<input type="checkbox"/>	<u>5359536</u>	October 1994	Agrawal et al.	364/489
<input type="checkbox"/>	<u>5365125</u>	November 1994	Goetting et al.	326/39
<input type="checkbox"/>	<u>5377123</u>	December 1994	Hyman	364/489
<input type="checkbox"/>	<u>5386154</u>	January 1995	Goetting et al.	326/44
<input type="checkbox"/>	<u>5386156</u>	January 1995	Britton et al.	326/37
<input type="checkbox"/>	<u>5408434</u>	April 1995	Stansfield	365/189.08
<input type="checkbox"/>	<u>5414377</u>	May 1995	Freidin	326/41
<input type="checkbox"/>	<u>5424589</u>	June 1995	Dobbelaere et al.	326/41
<input type="checkbox"/>	<u>5425036</u>	June 1995	Liu et al.	371/23
<input type="checkbox"/>	<u>5426379</u>	June 1995	Trimberger	326/39
<input type="checkbox"/>	<u>5432719</u>	July 1995	Freeman et al.	364/579
<input type="checkbox"/>	<u>5442306</u>	August 1995	Woo	326/39
<input type="checkbox"/>	<u>5455525</u>	October 1995	Ho et al.	326/41
<input type="checkbox"/>	<u>5457409</u>	October 1995	Agrawal et al.	326/39
<input type="checkbox"/>	<u>5537057</u>	July 1996	Leong et al.	326/41
<input type="checkbox"/>	<u>5598109</u>	January 1997	Leong et al.	326/41
<input type="checkbox"/>	<u>5671432</u>	September 1997	Bertolet et al.	395/800

OTHER PUBLICATIONS

Atmel, Field Programmable Gate Arrays, AT6000 Series, pp. 1-20.

Altera, FLEX 8000 Programmable Logic Device Family, Data Sheet, Mar. 1996, ver. 6, pp. 37-56.

Altera, FLEX 10K Embedded Programmable Logic Family, Data Sheet, Jul. 1995, ver. 1, pp. 1-54.

Xilinx, XC4000 Series Field Programmable Gate Arrays, Advanced Product Information, Feb. 2, 1996, (Version 0.91), pp. 1-112.

Xilinx, XC5200 Logic Cell Array Family, Preliminary Product Description, Oct. 1995 (Version 3.0), pp. 1-30.

Xilinx, A Technical Overview For the First-Timer User, FPGA Product Description and Specifications, pp. 2-1 to 2-103.

Xilinx, XC3000, XC3000A, XC3000L, XC3100, XC3100A Logic Cell Array Families, FPGA Product Description and Specifications, pp. 105-195.

Keiichi Kawana et al., "An Efficient Logic Block Interconnect Architecture for User-Programmable Gate Array", Proceedings of the IEEE 1990 Custom Integrated Circuits Conference, cat. No. 90CH2860-5, pp. 31.3.1-31.3.4 (May 1990).

ART-UNIT: 289

PRIMARY-EXAMINER: Tokar; Michael

ASSISTANT-EXAMINER: Le; Don Phu

ATTY-AGENT-FIRM: Schneck; Thomas Protsik; Mark

ABSTRACT:

A field programmable gate array with a matrix of rows and columns of programmable logic cells interconnectable to each other by a network of local and express bus lines and to I/O pads at the perimeter of the logic cell matrix and bus network, is characterized by having a set of reset lines which include main reset lines, column reset lines, and sector reset lines. Each of the main reset lines receives a different reset signal. Each of the column reset lines is associated with a particular column of logic cells of the matrix. Each column reset line is selectively connectable to any one of the main reset lines to receive a selected reset signal. Each of the sector reset lines is connected to a subset of the logic cells in a column. The column reset lines are selective connectable to the logic cells in this respective associated columns by means of the sector reset lines that are connectable to the column reset lines.

3 Claims, 21 Drawing figures

WEST

☐ Generate Collection

L4: Entry 3 of 15

File: USPT

Apr 3, 2001

US-PAT-NO: 6211697

DOCUMENT-IDENTIFIER: US 6211697 B1

TITLE: Integrated circuit that includes a field-programmable gate array and a hard gate array having the same underlying structure

DATE-ISSUED: April 3, 2001

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Lien; Jung-Cheun	San Jose	CA		
Feng; Sheng	Cupertino	CA		
Sun; Chung-yuan	San Jose	CA		
Huang; Eddy Chieh	San Jose	CA		

ASSIGNEE-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY	TYPE CODE
Actel	Sunnyvale	CA			02

APPL-NO: 9/ 318198

DATE FILED: May 25, 1999

INT-CL: [7] H03K 7/38, H03K 19/177

US-CL-ISSUED: 326/41; 326/39

US-CL-CURRENT: 326/41; 326/39

FIELD-OF-SEARCH: 326/38, 326/39, 326/40, 326/41

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

	PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
<input type="checkbox"/>	<u>4908528</u>	March 1990	Huang	307/443
<input type="checkbox"/>	<u>5805496</u>	September 1998	Batson et al.	365/154
<input type="checkbox"/>	<u>5809281</u>	September 1998	Steele et al.	395/497.01
<input type="checkbox"/>	<u>5818750</u>	October 1998	Manning	365/154
<input type="checkbox"/>	<u>5825202</u>	October 1998	Tavana et al.	326/39
<input type="checkbox"/>	<u>5841295</u>	November 1998	Kaviani	326/39
<input type="checkbox"/>	<u>6020755</u>	February 2000	Andrews et al.	326/39
<input type="checkbox"/>	<u>6031391</u>	February 2000	Couts-Martin et al.	326/38

ART-UNIT: 289

PRIMARY-EXAMINER: Mai; Son

ATTY-AGENT-FIRM: McCutchen, Doyle, Brown & Enersen, LLP

ABSTRACT:

An integrated circuit (IC) includes both a field-programmable gate array (FPGA) and a hard array (HA). The FPGA includes a first set of functional groups that each include an underlying logic structure and memory cells for programming the underlying logic structure, a first set of routing buses, and a first set of routing interconnect areas that provide interconnections between the first set of functional groups and the first set of routing buses. The first set of routing interconnect areas includes transistors and memory cells for programming the interconnections. The HA includes a second set of functional groups that is equal in number to the first set of functional groups and that are arranged like the first set of functional groups. Each functional group in the second set of functional groups includes an underlying logic structure that is like the underlying logic structure of the first set of functional groups but which does not include memory cells for programming the underlying logic structure. The HA also includes a second set of routing buses that are arranged like the first set of routing buses and a second set of routing interconnect areas that are arranged like the first set of routing interconnect areas but which do not include transistors and memory cells for programming interconnections.

17 Claims, 21 Drawing figures

WEST☐ Generate Collection

L4: Entry 5 of 15

File: USPT

Sep 12, 2000

US-PAT-NO: 6118707

DOCUMENT-IDENTIFIER: US 6118707 A

TITLE: Method of operating a field programmable memory array with a field programmable gate array

DATE-ISSUED: September 12, 2000

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Gould; Scott Whitney	Burlington	VT		
Iadanza; Joseph Andrew	Hinesburg	VT		
Keyser, III; Frank Ray	Colchester	VT		
Zittritsch; Terrance John	Williston	VT		

ASSIGNEE-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY	TYPE	CODE
International Business Machines Corporation	Armonk	NY			02	

APPL-NO: 9/ 189750

DATE FILED: November 10, 1998

PARENT-CASE:

RELATED APPLICATION INFORMATION This application relates to the commonly owned, concurrently or previously filed U.S. patent applications is a divisional of earlier copending U.S. patent application Ser. No. 08/575,312, filed Dec. 20, 1995 now U.S. Pat. No. 5,914,906: 1. Docket No. F19-95-138; Ser. No. 08/575,314 filed Dec. 20, 1995, U.S. Pat. No. 5,719,889, issued Feb. 17, 1998, entitled "PROGRAMMABLE PARITY CHECKING AND COMPARISON CIRCUIT;" and 2. Docket No. F19-95-140, Ser. No. 08/575,422 filed Dec. 20, 1995, U.S. Pat. No. 5,802,003, issued Sep. 1, 1998, entitled: "A SYSTEM FOR IMPLEMENTING WRITE, INITIALIZATION, AND RESET IN A MEMORY ARRAY USING A SINGLE CELL WRITE PORT." Each of these Applications is incorporated herein by reference in its entirety.

INT-CL: [7] G11C 7/00

US-CL-ISSUED: 365/189.08; 326/38, 326/39, 365/230.03

US-CL-CURRENT: 365/189.08; 326/38, 326/39, 365/230.03

FIELD-OF-SEARCH: 365/189.08, 365/230.03, 326/37, 326/38, 326/39

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search Selected

Search ALL

	PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
<input type="checkbox"/>	<u>4430712</u>	February 1984	Coulson et al.	364/300
<input type="checkbox"/>	<u>4435775</u>	March 1984	Brantingham et al.	364/900
<input type="checkbox"/>	<u>4636990</u>	January 1987	Buscaglia et al.	N/A
<input type="checkbox"/>	<u>4694433</u>	September 1987	Wiedman	365/230
<input type="checkbox"/>	<u>4775942</u>	October 1988	Ferreri et al.	364/491
<input type="checkbox"/>	<u>4969148</u>	November 1990	Nadeau-Dostie et al.	371/21.1
<input type="checkbox"/>	<u>5117389</u>	May 1992	Yiu	365/104
<input type="checkbox"/>	<u>5121355</u>	June 1992	Gubbels et al.	365/200
<input type="checkbox"/>	<u>5278956</u>	January 1994	Thomsen et al.	395/250
<input type="checkbox"/>	<u>5341382</u>	August 1994	Levitt	371/22.1
<input type="checkbox"/>	<u>5343406</u>	August 1994	Freeman et al.	364/490
<input type="checkbox"/>	<u>5426378</u>	June 1995	Ong	N/A
<input type="checkbox"/>	<u>5465056</u>	November 1995	Hsieh et al.	N/A
<input type="checkbox"/>	<u>5469003</u>	November 1995	Kean	N/A
<input type="checkbox"/>	<u>5583822</u>	December 1996	Rao	365/230.03
<input type="checkbox"/>	<u>5640107</u>	June 1997	Kruse	326/38
<input type="checkbox"/>	<u>5652726</u>	July 1997	Tsukude et al.	365/63 X
<input type="checkbox"/>	<u>5692147</u>	November 1997	Larsen et al.	326/39 X

ART-UNIT: 288

PRIMARY-EXAMINER: Hoang; Huan

ATTY-AGENT-FIRM: Heslin & Rothenberg, P.C. Townsend, Esq.; Tiffany

ABSTRACT:

A field programmable memory array having a plurality of sub-arrays is provided. Programmable address decoders, programmable hierarchical bit line arrangements, programmable I/O arrangements, among other features, are provided to enable programming of portions of the array into selected modes. The modes may include wide memory, deep memory, FIFO, LIFO, among others. An embodiment of the invention is disclosed wherein the field programmable memory array is integrated with the programmable resources of a field programmable gate array.

2 Claims, 60 Drawing figures

WEST

Generate Collection

L2: Entry 7 of 11

File: EPAB

Nov 11, 1997

PUB-NO: US005687325A

DOCUMENT-IDENTIFIER: US 5687325 A

TITLE: Application specific field programmable gate array

PUBN-DATE: November 11, 1997

INVENTOR-INFORMATION:

NAME

COUNTRY

CHANG, WEB

US

INT-CL (IPC): G06F 15/31

ABSTRACT:

An application specific field programmable gate array ("ASFPGA") includes at least two fixed functional units in a single IC chip. Depending upon a specific application for the ASFPGA, the fixed functional units may include one or more bus interfaces, event timers, an interrupt controller, a Direct Memory Access ("DMA") controller, system timers, a real-time clock, a Random Access Memory ("RAM"), a clock synthesizer, a RAM Digital-to-Analog Converter ("DAC"), a display interface, a register file, a compressed image encoder/decoder ("CODEC"), or similar functional units. The ASFPGA also includes a general purpose field programmable gate array ("FPGA"). The FPGA is configurable to effect a specific digital logic circuit interconnection between fixed functional units. After the FPGA has been configured, the fixed functional units together with the FPGA perform all the functions specified for a particular ASIC design.

WEST

Generate Collection

L2: Entry 6 of 11

File: EPAB

Jun 2, 1998

PUB-NO: US005761078A

DOCUMENT-IDENTIFIER: US 5761078 A

TITLE: Field programmable gate arrays using semi-hard multicell macros

PUBN-DATE: June 2, 1998

INVENTOR-INFORMATION:

NAME	COUNTRY
FULLER, CHRISTINE MARIE	US
GOULD, SCOTT WHITNEY	US
HARTMAN, STEVEN PAUL	US
MILLHAM, ERIC ERNEST	US
YASAR, GULSUN	US

INT-CL (IPC): G06F 17/50

EUR-CL (EPC): G06F017/50

ABSTRACT:

A computer implemented method for the automated placement and routing in the design of field programmable gate arrays achieves optimal timing. In a library of primitives and macros from which a designer may choose to implement a given circuit design, at least some of said macros are "semi-hard" macros where direct connections and relative placements are specified while local bus routing is requested in a manner that does not restrict macro placement. A logical netlist containing references to macros and how to connect them together to perform a logical function is first created. The logical netlist is then translated to a physical netlist using a mapper function. This physical netlist for the semi-hard macros specifies what is to be connected but not how. The best place to put each macro on the field programmable gate array is found using a placer function. The placer function thus determines an absolute position of the macros. Pre-defined macro direct connections are routed using a router function. The router function determines an optimal path to connect the semi-hard macros. Finally, a bitstream is generated from placement and routing information developed by the placer and router functions to program the field programmable gate array to perform the netlist logical function.

WEST

Help

Logout

Interrupt

Main Menu

Search Form

Posting Counts

Show S Numbers

Edit S Numbers

Preferences

Search Results -

Terms	Documents
5410723.pn. or 5794059.pn. or 6034538.pn. or 6202182.pn. or 6282627.pn.	5

Database:

US Patents Full-Text Database

US Pre-Grant Publication Full-Text Database

JPO Abstracts Database

EPO Abstracts Database

Derwent World Patents Index

IBM Technical Disclosure Bulletins

Refine Search:

5410723.pn. or 5794059.pn. or
6034538.pn. or 6202182.pn. or
6282627.pn.

Clear

Search History

Today's Date: 10/19/2001

DB Name	Query	Hit Count	Set Name
USPT	5410723.pn. or 5794059.pn. or 6034538.pn. or 6202182.pn. or 6282627.pn.	5	<u>L1</u>

WEST

Generate Collection

L1: Entry 1 of 5

File: USPT

Aug 28, 2001

US-PAT-NO: 6282627

DOCUMENT-IDENTIFIER: US 6282627 B1

TITLE: Integrated processor and programmable data path chip for reconfigurable computing

DATE-ISSUED: August 28, 2001

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Wong; Dale	San Francisco	CA		
Phillips; Christopher E.	San Jose	CA		
Cooke; Laurence H.	Los Gatos	CA		

ASSIGNEE-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY	TYPE CODE
Chameleon Systems, Inc.	Sunnyvale	CA			02

APPL-NO: 9/ 446762

DATE FILED: May 25, 2000

PCT-DATA:

APPL-NO	DATE-FILED	PUB-NO	PUB-DATE	371-DATE	102 (E) -DATE
PCT/US98/13565	June 29, 1998	WO99/00739	Jan 7, 1999	May 25, 2000	May 25, 2000

INT-CL: [7] G06F 13/14

US-CL-ISSUED: 712/15; 712/13

US-CL-CURRENT: 712/15; 712/13

FIELD-OF-SEARCH: 712/37, 712/11, 712/13, 712/15, 712/20

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search Selected

Search ALL

	PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
<input type="checkbox"/>	<u>5500609</u>	March 1996	Kean	326/41
<input type="checkbox"/>	<u>5535342</u>	July 1996	Taylor	395/307
<input type="checkbox"/>	<u>5535406</u>	July 1996	Kolchinsky	395/800
<input type="checkbox"/>	<u>5552722</u>	September 1996	Kean	326/41
<input type="checkbox"/>	<u>5583749</u>	December 1996	Tredennick et al.	361/790
<input type="checkbox"/>	<u>5603043</u>	February 1997	Taylor et al.	395/800
<input type="checkbox"/>	<u>5613146</u>	March 1997	Gove et al.	395/800
<input type="checkbox"/>	<u>5617577</u>	April 1997	Barker et al.	395/800
<input type="checkbox"/>	<u>5652875</u>	July 1997	Taylor	395/500
<input type="checkbox"/>	<u>5680634</u>	October 1997	Estes	395/804
<input type="checkbox"/>	<u>5748979</u>	May 1998	Trimberger	395/800.37
<input type="checkbox"/>	<u>5752006</u>	May 1998	Baxter	395/500
<input type="checkbox"/>	<u>5956518</u>	September 1999	Delton	712/15
<input type="checkbox"/>	<u>5963745</u>	October 1999	Collins	712/13
<input type="checkbox"/>	<u>6023742</u>	February 2000	Ebeling	710/107

ART-UNIT: 273

PRIMARY-EXAMINER: Coleman; Eric

ATTY-AGENT-FIRM: Burns Doane Swecker & Mathis

ABSTRACT:

The present invention, generally speaking, provides a reconfigurable computing solution that offers the flexibility of software development and the performance of dedicated hardware solutions. A reconfigurable processor chip includes a standard processor, blocks of reconfigurable logic (1101, 1103), and interfaces (319a, 319b, 311) between these elements. The chip allows application code to be recompiled into a combination of software and reloadable hardware blocks using corresponding software tools. A mixture of arithmetic cells and logic cells allows for higher effective utilization of silicon than a standard interconnect. More efficient use of configuration stack memory results, since different sections of converted code require different portions of ALU functions and bus interconnect. Many types of interfaces with the embedded processor are provided, allowing for fast interface between standard processor code and configurable "hard-wired" functions.

29 Claims, 30 Drawing figures